[ABF90] M. Abramovici, M. A. Breuer, and A. D. Friedman. “Testing for Single Stuck Faults”. In: Digital Systems Testing and Testable Design. IEEE, 1990.isbn: 9780470544389.
[Aid+01] Joakim Aidemark et al. “GOOFI: generic object-oriented fault injection tool”. In: Proceedings International Conference on De-pendable Systems and Networks. IEEE Comput. Soc, 2001, pp. 83–
88. isbn: 0-7695-1101-5. doi: 10.1109/DSN.2001.941394.
[AL18] Umar Afzaal and Jeong A. Lee. “A Self-Checking TMR Voter for Increased Reliability Consensus Voting in FPGAs”. In: IEEE Transactions on Nuclear Science 65.5 (2018), pp. 1133–1139. issn:
00189499. doi: 10.1109/TNS.2018.2824821.
[Ald+10] Monica Alderighi et al. “Experimental Validation of Fault Injec-tion Analyses by the FLIPPER Tool”. In: IEEE Transactions on Nuclear Science 57.4 (2010), pp. 2129–2134. issn: 0018-9499. doi: 10.1109/TNS.2010.2043855.
[AM08] Sobeeh Almukhaizim and Yiorgos Makris. “Soft Error Mitigation Through Selective Addition of Functionally Redundant Wires”.
In:IEEE Transactions on Reliability 57.1 (2008), pp. 23–31. issn: 0018-9529. doi: 10.1109/TR.2008.916877.
[And+06a] David Andres et al. “FADES: a fault emulation tool for fast de-pendability assessment”. In: 2006 IEEE International Conference on Field Programmable Technology. IEEE, 2006, pp. 221–228.isbn: 0-7803-9728-2. doi: 10.1109/FPT.2006.270315.
[And+06b] David Andres et al. “Fast Emulation of Permanent Faults in VLSI Systems”. In: 2006 International Conference on Field Pro-grammable Logic and Applications. IEEE, 2006, pp. 1–6. isbn: 1-4244-0312-X. doi:10.1109/FPL.2006.311221.
[And+08] D. de Andres et al. “Fault Emulation for Dependability Evaluation of VLSI Systems”. In: IEEE Transactions on Very Large Scale
Integration (VLSI) Systems 16.4 (2008), pp. 422–431. issn: 1063-8210.doi: 10.1109/TVLSI.2008.917428.
[AO13] Ayub Chin Abdullah and Chia Yee Ooi. “Study on Test Com-paction in High-Level Automatic Test Pattern Generation (ATPG) Platform”. In: Circuits and Systems 04.04 (2013), pp. 342–349.
issn: 2153-1285. doi: 10.4236/cs.2013.44046.
[AS12] Mehrnaz Ahmady and Sayed Masood Sayedi. “Fault coverage improvement and test vector generation for combinational circuits using spectral analysis”. In:2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE). Montreal, QC:
IEEE, 2012, pp. 1–5. isbn: 978-1-4673-1433-6. doi: 10 . 1109 / CCECE.2012.6334825.
[BA02] Michael L. Bushnell and Vishwani D. Agrawal.Essentials of Elec-tronic Testing for Digital, Memory and Mixed-Signal VLSI Cir-cuits. Kluwer Academic Publishers, 2002, p. 713.isbn: 0306470403.
[Bal+02] A. Baldini et al. “"BOND": An interposition agents based fault injector for Windows NT”. In: Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE Comput. Soc, 2002, pp. 387–395. isbn: 0-7695-0719-0. doi: 10.
1109/DFTVS.2000.887179.
[Ban12] Tian Ban. “Methods and architectures based on modular redun-dancy for fault-tolerant combinational circuits”. Theses. Télécom ParisTech, Sept. 2012.
[Bar+00] J.C. Baraza et al. “A prototype of a VHDL-based fault injection tool”. In: Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE Comput. Soc, 2000,
pp. 396–404. isbn: 0-7695-0719-0. doi: 10.1109/DFTVS.2000.
887180.
[Bar17] Jorge Barboza. “Dependability Evaluation of a Critical System by means of Fault Injection Mechanisms”. PhD thesis. 2017, p. 125.
[BBT95] F. P. M. Beenker, R. G. Bennetts, and A. P. Thijssen.Testability Concepts for Digital ICs. Vol. 3. Frontiers in Electronic Testing.
Boston, MA: Springer US, 1995. isbn: 978-1-4613-6004-9. doi: 10.1007/978-1-4615-2365-9.
[BEJ15] Hichem Ben Fekih, Ahmed Elhossini, and Ben Juurlink.Applied Reconfigurable Computing. Vol. 9040. 2015, pp. 243–254. isbn: 978-3-319-16213-3. doi: 10.1007/978-3-319-16214-0.
[Ben+98a] A. Benso et al. “An integrated HW and SW fault injection en-vironment for real-time systems”. In: Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223). IEEE Comput. Soc, 1998, pp. 117–
122. isbn: 0-8186-8832-7. doi: 10.1109/DFTVS.1998.732158.
[Ben+98b] A. Benso et al. “EXFI: a low-cost fault injection system for em-bedded microprocessor-based boards”. In: ACM Transactions on Design Automation of Electronic Systems 3.4 (1998), pp. 626–634.
issn: 10844309. doi:10.1145/296333.296351.
[BH09] Michael Birner and Thomas Handl. “ARROW - A Generic Hard-ware Fault Injection Tool for NoCs”. In: 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools. IEEE, 2009, pp. 465–472. isbn: 978-0-7695-3782-5. doi:
10.1109/DSD.2009.223.
[BK18] Luis Alberto Contreras Benites and Fernanda Lima Kastensmidt.
“Automated design flow for applying Triple Modular Redundancy (TMR) in complex digital circuits”. In: 2018 IEEE 19th Latin-American Test Symposium (LATS). IEEE, 2018, pp. 1–4. isbn: 978-1-5386-1472-3. doi: 10.1109/LATW.2018.8349668.
[BN10] Tian Ban and Lirida Alves Naviner. “A simple fault-tolerant digital voter circuit in TMR nanoarchitectures”. In: Proceedings of the 8th IEEE International NEWCAS Conference 2010. IEEE, 2010, pp. 269–272. isbn: 978-1-4244-6806-5. doi: 10 . 1109 / NEWCAS . 2010.5603933.
[BP03] Alfredo Benso and Paolo Prinetto. Fault Injection Techniques And Tools For Embedded Systems Reliability Evaluation. Kluwer Academic Publishers, 2003, p. 256. isbn: 1402075898.
[BPC98] J. Boue, P. Petillon, and Yves Crouzet. “MEFISTO-L: a VHDL-based fault injection tool for the experimental assessment of fault tolerance”. In: Digest of Papers. Twenty-Eighth Annual Interna-tional Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).
IEEE Comput. Soc, 1998, pp. 168–173. isbn: 0-8186-8470-4.doi: 10.1109/FTCS.1998.689467.
[BPM16a] P Balasubramanian, K Prasad, and N E Mastorakis. “A Fault Tol-erance Improved Majority Voter for TMR System Architectures”.
In: WSEAS Transactions on Circuits and Systems 15 (2016), pp. 108–122.
[BPM16b] P Balasubramanian, K Prasad, and N E Mastorakis. “A Fault Tol-erance Improved Majority Voter for TMR System Architectures”.
In: WSEAS Transactions on Circuits and Systems 15 (2016), pp. 108–122.
[BS13] Akshay Baid and Atul Kumar Srivastava. “Generating test pat-terns for fault detection in combinational circuits using genetic algorithm”. In: 2013 Students Conference on Engineering and Systems (SCES). Allahabad, India: IEEE, 2013, pp. 1–4. isbn: 978-1-4673-5630-5. doi: 10.1109/SCES.2013.6547506.
[Bör19] Josef Börcsök.Functional Safety: Basic Principles of Safety-related Systems. Vde Verlag GmbH, 2019. isbn: 9783800733378.
[Cai+16] Hao Cai et al. “Efficient reliability evaluation methodologies for combinational circuits”. In:Microelectronics Reliability 64 (2016), pp. 19–25. issn: 00262714. doi: 10.1016/j.microrel.2016.07.
116.
[Can+13] Andrew Canis et al. “LegUp: An Open-Source High-Level Syn-thesis Tool for FPGA-Based Processor/Accelerator Systems”. In:
ACM Transactions on Embedded Computing Systems 13.2 (2013), pp. 1–27.issn: 15399087. doi: 10.1145/2514740. arXiv: arXiv:
1502.07526v1.
[Cav10] Joseph Cavanagh.Computer arithmetic and Verilog HDL funda-mentals. California, USA: Taylor & Francis Group, LLC, 2010,
p. 958.isbn: 9781439811245\n1439811245.
[CGB12] Giulio Corradi, Romuald Girardey, and Jurgen Becker. “Xilinx tools facilitate development of FPGA applications for IEC61508”.
In:2012 NASA/ESA Conference on Adaptive Hardware and Sys-tems (AHS). IEEE, 2012, pp. 54–61.isbn: 978-1-4673-1916-4. doi: 10.1109/AHS.2012.6268669.
[Cha+11] Wang Chao et al. “FSFI: A Full System Simulator-Based Fault Injection Tool”. In:2011 First International Conference on Instru-mentation, Measurement, Computer, Communication and Control.
IEEE, 2011, pp. 326–329. isbn: 978-0-7695-4519-6.doi:10.1109/
IMCCC.2011.88.
[Che+18] Yu-Wei Chen et al. “Parallel order ATPG for test compaction”. In:
2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). IEEE, 2018, pp. 1–4.isbn: 978-1-5386-4260-3.
doi: 10.1109/VLSI-DAT.2018.8373264.
[Civ+01] P. Civera et al. “Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits”. In:Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. San Francisco, CA, USA: IEEE Comput. Soc, 2001, pp. 250–258. isbn: 0-7695-1203-8. doi: 10.1109/DFTVS.2001.
966777.
[Civ+02] P. Civera et al. “An FPGA-based approach for speeding-up fault injection campaigns on safety-critical circuits”. In: Journal of Electronic Testing: Theory and Applications (JETTA) 18.3 (2002), pp. 261–271.issn: 09238174. doi: 10.1023/A:1015079004512.
[CMS98] João Carreira, Henrique Madeira, and J.G. Silva. “Xception: a tech-nique for the experimental evaluation of dependability in modern computers”. In: IEEE Transactions on Software Engineering 24.2 (1998), pp. 125–136. issn: 00985589.doi: 10.1109/32.666826.
[Czu+14] Alexander Czutro et al. “SAT-Based Test Pattern Generation with Improved Dynamic Compaction”. In:2014 27th International Con-ference on VLSI Design and 2014 13th International ConCon-ference on Embedded Systems. Mumbai, India: IEEE, 2014, pp. 56–61.
isbn: 978-1-4799-2513-1. doi: 10.1109/VLSID.2014.17.
[DG10] Roland Dobai and Elena Gramatová. “Test Pattern Generation for the Combinational Representation of Asynchronous Circuits”. In:
IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS). Vienna: Ieee, 2010, pp. 323–328.isbn: 9781424466139.
[DL04] M. Dimopoulos and P. Linardis. “Efficient static compaction of test sequence sets through the application of set covering techniques”.
In:Proceedings Design, Automation and Test in Europe Conference and Exhibition. Paris, France.: IEEE, 2004, pp. 194–199. isbn: 0-7695-2085-5. doi: 10.1109/DATE.2004.1268848.
[DN11] Carson Dunbar and Kundan Nepal. “Using Platform FPGAs for Fault Emulation and Test-set Generation to Detect Stuck-at Faults”. In: Journal of Computers 6.11 (2011), pp. 2335–2344.
issn: 1796-203X. doi: 10.4304/jcp.6.11.2335-2344.
[Dre+09] Rolf Drechsler et al.Test Pattern Generation using Boolean Proof Engines. Springer Science+Business Media, 2009, p. 195. isbn: 9789048123599.doi: 10.1007/978-90-481-2360-5.
[Dre+13] Rolf Drechsler et al. “PASSAT 2.0: A multi-functional SAT-based testing framework”. In:2013 14th Latin American Test Workshop - LATW. Cordoba: IEEE, 2013, pp. 1–1. isbn: 978-1-4799-0597-3.
doi:10.1109/LATW.2013.6562675.
[DSC14] Marco Desogus, Luca Sterpone, and David Merodio Codinachs.
“Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs”. In: 2014 IEEE 20th International On-Line Testing Symposium (IOLTS). Platja d’Aro, Girona, Spain:
IEEE, 2014, pp. 111–115.isbn: 978-1-4799-5324-0.doi:10.1109/
IOLTS.2014.6873681.
[Dub13] Elena Dubrova.Fault-Tolerant Design. First. Springer, New York, NY, 2013, p. 194.isbn: 9781461421122.
[EF08] Irene Eusgeld and Felix C. Freiling. “Introduction to Depend-ability Metrics”. In: Dependability Metrics: Advanced Lectures.
Ed. by Irene Eusgeld, Felix C. Freiling, and Ralf Reussner. Berlin, Heidelberg: Springer Berlin Heidelberg, 2008, pp. 1–4.isbn: 978-3-540-68947-8. doi: 10.1007/978-3-540-68947-8_1.
[Egg+14] Stephan Eggersglub et al. “Optimization-based multiple target test generation for highly compacted test sets”. In: 2014 19th IEEE European Test Symposium (ETS). Paderborn, Germany:
IEEE, 2014, pp. 1–6.isbn: 978-1-4799-3415-7. doi: 10.1109/ETS.
2014.6847807.
[ELO01] Luis Entrena, Celia López, and Emilio Olías. “Automatic gen-eration of fault tolerant VHDL designs in RTL”. In: Forum on Design Languages (2001) (2001), pp. 1–5.
[EMD15] Aiman H. El-Maleh and Khaled A. K. Daud. “Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Cir-cuits”. In:IEEE Transactions on Reliability 64.3 (2015), pp. 935–
948. issn: 0018-9529. doi: 10.1109/TR.2015.2440234.
[EMKS05] A.H. El-Maleh, S.S. Khursheed, and S.M. Sait. “Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse Order Restoration and Test Relaxation”. In: 14th Asian Test Symposium (ATS’05). IEEE, 2005, pp. 378–385. isbn: 0-7695-2481-8.doi: 10.1109/ATS.2005.53.
[Ent13] Luis Entrena. “Fast fault injection techniques using FPGAs”. In:
2013 14th Latin American Test Workshop - LATW. Madrid,Spain:
IEEE, 2013, pp. 1–1. isbn: 978-1-4799-0597-3. doi: 10 . 1109 / LATW.2013.6562680.
[EWD13] Stephan Eggersgluss, Robert Wille, and Rolf Drechsler. “Improved SAT-based ATPG: More constraints, better compaction”. In:2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Jose, CA: IEEE, 2013, pp. 85–90.isbn: 978-1-4799-1071-7. doi:10.1109/ICCAD.2013.6691102.
[EYC12] Stephan Eggersgluss, Mahmut Yilmaz, and Krishnendu Chakrabarty.
“Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization”. In: 2012 IEEE 21st Asian Test Symposium. Ni-igata: IEEE, 2012, pp. 290–295. isbn: 978-1-4673-4555-2. doi: 10.1109/ATS.2012.35.
[FZ11] Jiahua Fan and Zhifeng Zhang. “Speeding up Fault Simulation using Parallel Fault Simulation”. In: Procedia Engineering 15 (2011), pp. 1817–1821. issn: 18777058. doi: 10.1016/j.proeng.
2011.08.338.
[Gar15] M. R. Gardiner. “An Evaluation of Soft Processors as a Reliable Computing Platform”. PhD thesis. Brigham Young University, 2015, p. 201.
[GBS03] Pedro Gil, Sara Blanc, and Juan José Serrano. “Pin-Level Hard-ware Fault Injection Techniques”. In: Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation. Ed. by Alfredo Benso and Paolo Prinetto. Boston, MA: Springer US, 2003, pp. 63–79.isbn: 978-0-306-48711-8. doi: 10.1007/0-306-48711-X_4.
[Ger15] Aaron Gerald. “Configuration Scrubbing Architectures for High-Reliability FPGA Systems”. PhD thesis. Brigham Young Univer-sity, 2015, p. 159.
[GNH01] Paul Graham, Brent Nelson, and Brad Hutchings. “Instrumenting Bitstreams for Debugging FPGA Circuits”. In: Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’01). Rohnert Park, CA, USA, 2001,
pp. 41 –50.isbn: 0769526675. doi:10.1109/FCCM.2001.26.
[Gro06] Ian A. Grout.Integrated Circuit Test Engineering: Modern Tech-niques. 2006. isbn: 9781846280238.
[Hab+14] Kareem Habib et al. “Don’t cares based dynamic test vector compaction in SAT-ATPG”. In: 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS). College Station, TX: IEEE, 2014, pp. 213–217. isbn: 978-1-4799-4132-2.
doi:10.1109/MWSCAS.2014.6908390.
[HALV13] I. Herrera-Alzu and M. Lopez-Vallejo. “Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers”. In: IEEE Transactions on Nuclear Science 60.1 (2013), pp. 376–385. issn:
0018-9499.doi: 10.1109/TNS.2012.2231881.
[Hoq16] Khaza Anuarul Hoque. “Early Dependability Analysis of FPGA-Based Space Applications Using Formal Verification”. PhD thesis.
Concordia University Montreal, Quebec, Canada., 2016, p. 139.
[JDR09] Marcus Jeitler, Martin Delvai, and Stefan Reichor. “FuSE - a hardware accelerated HDL fault injection tool”. In: 2009 5th Southern Conference on Programmable Logic (SPL). Sao Carlos:
IEEE, 2009, pp. 89–94. isbn: 978-1-4244-3847-1. doi: 10.1109/
SPL.2009.4914906.
[JG03] N. K. Jha and S. Gupta. Testing of Digital Systems. Cambridge:
Cambridge University Press, 2003, p. 1000.isbn: 9780511816321.
doi:10.1017/CBO9780511816321.
[Jha+14] Sharada Jha et al. “A Cube-Aware Compaction Method for Scan ATPG”. In: 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.
Mumbai, India: IEEE, 2014, pp. 98–103.isbn: 978-1-4799-2513-1.
doi:10.1109/VLSID.2014.24.
[Jha13] Sharada Jha. “Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults”.
PhD thesis. University of Iowa, 2013, p. 108.
[Kaj+93] Seiji Kajihara et al. “Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits”. In: Proceedings of the 30th international on Design automation conference - DAC
’93. New York, New York, USA: ACM Press, 1993, pp. 102–106.
isbn: 0897915771. doi: 10.1145/157485.164617.
[Kaj+95] S. Kajihara et al. “Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14.12 (1995), pp. 1496–1504. issn: 02780070. doi: 10.1109/43.476580.
[Kam+09] David Kammler et al. “A Fast and Flexible Platform for Fault Injection and Evaluation in Verilog-Based Simulations”. In: 2009 Third IEEE International Conference on Secure Software
Integra-tion and Reliability Improvement. IEEE, 2009, pp. 309–314. isbn: 978-0-7695-3758-0. doi: 10.1109/SSIRI.2009.38.
[KCR06] Fernandalima Kastensmidt, Luigi Carro, and Ricardo Reis. Fault-Tolerance Techniques for SRAM-based FPGAs. Vol. 32. Boston, MA: Springer US, 2006, pp. 1–183. isbn: 978-0-387-31068-8.doi: 10.1007/978-0-387-31069-5.
[KD14] Maha Kooli and Giorgio Di Natale. “A survey on simulation-based fault injection tools for complex systems”. In: 2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). Santorini: IEEE, 2014, pp. 1–6.
isbn: 978-1-4799-4972-4. doi: 10.1109/DTIS.2014.6850649.
[Kel+18] Andrew M. Keller et al. “Dynamic SEU Sensitivity of Designs on Two 28-nm SRAM-Based FPGA Architectures”. In: IEEE Transactions on Nuclear Science 65.1 (2018), pp. 280–287. issn:
0018-9499. doi: 10.1109/TNS.2017.2772288.
[KF95] Johan Karlsson and Peter Folkesson. “Application of three physical fault injection techniques to the experimental assessment of the MARS architecture”. In: IEEE Computer Society Press, 1995, pp. 267–287.
[Kha+14] Abdul Rafay Khatri et al. “Instrumentation Technique for FPGA based Fault Injection Tool”. In: 5th International Conference on Design and Product Development (ICDPD ’14). Istanbul, Turkey, 2014, pp. 68–74.
[KHB16a] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök.Applied Recon-figurable Computing. Ed. by Vanderlei Bonato, Christos Bouganis, and Marek Gorgon. Vol. 9625. Lecture Notes in Computer Science.
Cham: Springer International Publishing, 2016, pp. 118–128.isbn: 978-3-319-30480-9. doi: 10.1007/978-3-319-30481-6.
[KHB16b] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök. “ATPG method with a hybrid compaction technique for combinational digital systems”. In:2016 SAI Computing Conference (SAI). Lon-don, UK: IEEE, 2016, pp. 924–930.isbn: 978-1-4673-8460-5. doi: 10.1109/SAI.2016.7556091.
[KHB17] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök. “Validation of selecting SP-values for fault models under proposed RASP-FIT tool”. In: 2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTEL-LECT). Karachi, Pakistan: IEEE, 2017, pp. 1–7.isbn: 978-1-5386-2969-7. doi:10.1109/INTELLECT.2017.8277633.
[KHB18a] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök. “RASP-FIT : A Fast and Automatic Fault Injection Tool for Code-Modification of FPGA Designs”. In: International Journal of Advanced Com-puter Science and Applications 9.10 (2018), pp. 30–40. doi: 10.
14569/IJACSA.2018.091004.
[KHB18b] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök. “RASP-TMR:
An Automatic and Fast Synthesizable Verilog Code Generator Tool for the Implementation and Evaluation of TMR Approach”.
In: International Journal of Advanced Computer Science and Applications 9.8 (2018), pp. 590–597. issn: 21565570. doi: 10.
14569/IJACSA.2018.090875.
[KHB18c] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök. “Validation of the Proposed Fault Injection, Test and Hardness Analysis for Combinational Data-flow Verilog HDL Designs under the RASP-FIT Tool”. In:IEEE 16th Int. Conf. on Dependable, Autonomic &
Secure Comp., 16th Int. Conf. on Pervasive Intelligence & Comp., 4th Int. Conf. on Big Data Intelligence & Comp., and 3rd Cyber Sci. & Tech. Cong. Athens, Greece: IEEE Comput. Soc, 2018, pp. 544–551.isbn: 9781538675182. doi: 10.1109/DASC/PiCom/
DataCom/CyberSciTec.2018.00103.
[KHB18d] Abdul Rafay Khatri, Ali Hayek, and Josef B¨orcs¨ok. “Validation of the Proposed Hardness Analysis Technique for FPGA Designs to Improve Reliability and Fault-Tolerance”. In: International Journal of Advanced Computer Science and Applications 9.12 (2018), pp. 1–8. issn: 21565570. doi: 10.14569/IJACSA.2018.
091201.
[KHB19] Abdul Rafay Khatri, Ali Hayek, and Josef Börcsök. “Fault Injec-tion and Test Approach for Behavioural Verilog Designs using the Proposed RASP-FIT Tool”. In:International Journal of Advanced Computer Science and Applications 10.4 (2019), pp. 57–63. issn:
21565570. doi:10.14569/IJACSA.2019.0100407.
[KKA95] G.A. Kanawati, N.A. Kanawati, and J.A. Abraham. “FERRARI:
a flexible software-based fault and error injection system”. In:
IEEE Transactions on Computers 44.2 (1995), pp. 248–260. issn: 00189340. doi: 10.1109/12.364536.
[KMH05] Smita Krishnaswamy, I.L. Markov, and J.P. Hayes. “Logic Cir-cuits Testing for Transient Faults”. In: European Test Symposium (ETS’05). IEEE, 2005, pp. 102–107. isbn: 0-7695-2341-2. doi:
10.1109/ETS.2005.27.
[KP09] R.V. Kshirsagar and R.M. Patrikar. “Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliabil-ity in digital circuits”. In:Microelectronics Reliability49.12 (2009), pp. 1573–1577. issn: 00262714.doi:10.1016/j.microrel.2009.
08.001.
[KR16] Fernanda Kastensmidt and Paolo Rech. FPGAs and Parallel Architectures for Aerospace Applications. Cham: Springer Inter-national Publishing, 2016, p. 319. isbn: 978-3-319-14351-4. doi: 10.1007/978-3-319-14352-1.
[KSP05] M Karunaratne, A. Sagahayroon, and S. Prodhuturi. “RTL fault modeling”. In: 48th Midwest Symposium on Circuits and Systems, 2005. IEEE, 2005, 1717–1720 Vol. 2. isbn: 0-7803-9197-7. doi: 10.1109/MWSCAS.2005.1594451.
[Kul17] S. Kulis. “Single Event Effects mitigation with TMRG tool”. In:
Journal of Instrumentation 12.01 (2017), pp. C01082–C01082.
issn: 1748-0221.doi: 10.1088/1748-0221/12/01/C01082.