• Keine Ergebnisse gefunden

SPS 2000 68060 Development System

N/A
N/A
Protected

Academic year: 2022

Aktie "SPS 2000 68060 Development System"

Copied!
1
0
0

Wird geladen.... (Jetzt Volltext ansehen)

Volltext

(1)

The SPS 2000 68060 emulator is a high performance development system which combines the control of an in-circuit emulator with the power of a logic analyzer to provide a complete debugging environment for hardware and software.

Real-time emulation up to 66MHz* @ full bus speed 512K of emulation overlay memory std. (1, 2, or 4 MB optional). 512K Shadow RAM for real-time data monitoring.

Time based delays for break and trigger points Eight levels of trigger and break sequencing logic Up to 8192 separate trace buffers for windowing code of interest. User defined trace buffer size of up to 128K.

HMI SPS 2000 Series in-circuit emulators represent the best in emulation technology and provide the most accurate and complete microprocessor development systems available.

Primary communication with the host computer is provided using a high speed serial port or standard Ethernet port. A parallel port is provided for high speed code downloads.

Overlay RAM may be mapped in small blocks throughout the memory address space of the target system.

Shadow RAM blocks may be mapped to allow real-time monitoring of critical memory variables.

Breakpoint, trigger point, timing, and other emulator functions are activated by flexible user-defined conditions of up to eight levels deep with time delays.

Trace buffers capture addresses, data, control signals, and external trace bits. Source code information can also be shown. A Freeze Trace command allows trace buffers to be viewed without stopping emulation. User defines number and size of trace buffers shown.

*1 wait state @ 50MHz, 2 wait states @ 66MHz

Trace qualification to allow selective tracing. Freeze trace allows viewing of trace buffers and changing of events during emulation.

High-speed host communications via 115.2KB RS-232 serial port or Ethernet. Parallel port for fast code downloads.

Hardware based Performance Analysis provides analysis of up to 8 test modules, minimum/maximum/average execution time displays, histograms, code coverage displays, and trace data time stamping

.

Backplane based design results in high reliability and allows for easy expandability and in-field service. 3' emulation cable for those tough to reach target systems.

A hardware based non-statistical software Performance Analysis system is standard. This premium system provides 50 nanosecond resolution timing information and displays results in easy to read histogram or raw data formats.

Source-Level Debugger Support

SourceGate II, HMI's acclaimed source-level debugger software, is supplied with all SPS 2000 Series emulators and provides full native GUI environment support for Windows 3.1/NT/95, SUN/SPARC, and HP platforms. Please see the back of this page for additional information on SourceGate II features.

PowerPC Processor Support

The HMI SPS 2000 68060 has a pod available which supports the 68060, 68EC060, and 68LC060. Future CPU versions will be supported via new pods.

Huntsville Microsystems, Inc.

P.O. Box 12415 Huntsville, AL 35815 Tel: (205) 881-6005 FAX: (205) 882-6701 sales@hmi.com http://www.hmi.com/

SPS 2000 PRODUCT INFORMATION

EC

SPS 2000 68060 Development System

HMI announces the latest innovation in development tools for the 68060 processsor with the new

SPS 2000 Series. A new and enhanced feature set will insure that you have the most powerful

development tool available for the 68060. Of course, you would expect nothing less from HMI,

the leader in microprocessor development tools!

Referenzen

ÄHNLICHE DOKUMENTE

The objective was to create an algorithm that takes as input the real-time data and a simulated data and used them to give an alert prior to any sticking event regardless to

Self-adaptive systems modeled with SimuLizar can be simulated using SimuLizar’s MDSPE tool for self-adaptive systems, e.g., in order to get response time predictions of the

In this work we show the application of the wavelet analysis for the study of mean seasonal snow depth in the Adige catchment and discharge data of the Adige and Inn river basins..

Restricting this view to a selected asset results in the asset view, which allows the analysis of the distribution of chart movement patterns occurring for a given asset of

Instead of generating new graphics, we propose to fill up the regular bars, spreadsheets, and time series with colored pixel-matrix to represent the value of every transaction,

Thus, the user has three different scopes for the exploration of the selected data: (a) the distribu- tion of the data on the Time Series Path Map, (b) occur- rences of data

● Elektron aus n-Gebiet rekombiniert mit Loch aus p-Gebiet unter Abgabe eines Photons.. ● Licht gelangt durch dünne

a. Raspberry and NanoPi NEO has default setup, no enhanced parameters are applied. Raspberry and NanoPi NEO has optimized setup. One separate core was utilized only for ntpd