• Keine Ergebnisse gefunden

ULTRA 603, ULTRA 604

N/A
N/A
Info
Herunterladen
Protected

Academic year: 2022

Aktie "ULTRA 603, ULTRA 604"

Copied!
3
0
0

Wird geladen.... (Jetzt Volltext ansehen)

Jetzt herunterladen ( 3 Seite )

Volltext

(1)

MOTOROLA, INC.

ULTRA 603, ULTRA 604

Processor Motorola PowerPC 603/PowerPC 603e/PowerPC 604 Processor Speed Unidentified

NPU Options N/A

Chipset Intel/Motorola Maximum Onboard

Memory

Unidentified

Maximum Video Memory Unidentified

Cache Unidentified

BIOS Unidentified

I/O Options PCI/ISA riser card slot, PDS slot, PS/2 mouse port, floppy drive interface, IDE interface, SCSI interface, parallel port, serial ports (2), VGA port, VESA advanced connector, audio connectors (4), Ethernet via unshielded twisted pair, Ethernet via AUI transceiver via DB-15 port

Dimensions 330 x 228mm

NPU Options None

ULTRA 603, ULTRA 604 https://th99.bl4ckb0x.de/m/M-O/34342.htm

1 of 3 5/26/16, 8:41 PM

(2)

CONNECTIONS

Function Label Function Label

Header for Reset and Abort switches

J1 Serial port 2 J13B

Speaker J2 AUI transceiver via DB-15 port J14A

RISCwatch connector J3 Parallel port J14B

IDE interface J4 UTP connector J15

Chassis fan power J5 VGA port J16

ULTRA 603, ULTRA 604 https://th99.bl4ckb0x.de/m/M-O/34342.htm

2 of 3 5/26/16, 8:41 PM

(3)

SCSI-2 Fast interface J6 Power LED & keylock J17

Not used J7 PS/2 mouse interface J18

Floppy drive interface J8 Audio jack J19

PDS slot J9 Audio jack J20

VESA advanced connector J10 Audio jack J21

Audio connector J11 Abort switch S1

PCI/ISA riser card slot J12 Reset switch S2

Serial port 1 J13A    

Note:J3, S1 and S2 may not be present on all models.

DRAM CONFIGURATION

The DRAM configuration is unidentified.

VRAM CONFIGURATION

The VRAM configuration is unidentified.

ULTRA 603, ULTRA 604 https://th99.bl4ckb0x.de/m/M-O/34342.htm

3 of 3 5/26/16, 8:41 PM

Referenzen

Jetzt herunterladen ( PDF - 3 Seite - 100.00 KB )

ÄHNLICHE DOKUMENTE

serial synchronous interface user guide

The sync characters used in the message must be the same as the sync character loaded by the software into the low byte of the parameter control sync/address

V/ESDI 4201 Panther SCSI PORT

If more than one drive has a status change, the tape identifiers are written to the Status Change Register in FIFO order after each interrupt is

Ultra 603/Ultra 603e/Ultra 604 Programmer’s Reference Guide

The system board platform accommodates either an MPC603, MPC603e, or MPC604 RISC processor for the MPU (factory-installed option) and an MPC105 PowerPC-to-PCI bridge as the

SCSI Interface

If the logical unit does not support vital product data and this bit is set to one, the target shall return CHECK CONDITION status with the sense key set to ILLEGAL REQUEST and

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . .

If the initiator does not set this value to the value that is returned for the page by the MODE SENSE command, the drive shall terminate the command with CHECK CONDITION status.

SCSI Interface

[1] If a persistent reservation is present in the logical unit that does contain elements, there shall be a Reser- vation descriptor in the list of parameter data returned by the

Serial Peripheral Interface SPI

• Modi sind durch CPOL und CPHA definiert.. CS-Signal und Übertragungsbeginn zu

SPI – Serial Peripheral Interface

1: Takt ist invertiert in Ruhe HIGH, ein Wechsel auf LOW zählt als steigende Flanke CPHA (Clock Phase) 0: Daten werden bei steigender Taktflanke eingelesen, bei fallender ausgegeben.