• Keine Ergebnisse gefunden

Reducing Power Consumption in Fault Tolerant ASICs

N/A
N/A
Protected

Academic year: 2022

Aktie "Reducing Power Consumption in Fault Tolerant ASICs"

Copied!
1
0
0

Wird geladen.... (Jetzt Volltext ansehen)

Volltext

(1)

Douglas Cunningham, Petra Hofstedt, Klaus Meer, Ingo Schmitt (Hrsg.): INFORMATIK 2015 Lecture Notes in Informatics (LNI), Gesellschaft für Informatik, Bonn 2015

Reducing Power Consumption in Fault Tolerant ASICs

Milos Krstic1

Abstract:Fault tolerance techniques have been traditionally used for specific applications such as space, avionic, or nuclear where the reliability is of utmost importance. Moreover, nowadays the reliability of nanoscale CMOS processes is reduced, and the power optimization goes beyond the standard worst-case boundaries. As a consequence, fault tolerance became the important factor also for the main stream industry. Handling faults is connected with some sort of redundancy either in hardware, timing, information, or by combination of previously defined methods. The immediate consequence of the redundancy is increased power consumption. As an example, the traditional N-modular redundancy techniques, such as TMR (triple modular redundancy) end up in the power overhead of about 300-400% of original non-protected system. In order to limit the overhead the additional methods and techniques need to be applied. In this presentation the relevant state-of-the-art methods for reducing power consumption in fault tolerant chips will be presented. This will include the global overview of the traditional methods (such as improvements of TMR/DMR schemes) and novel methods for low-power ASICs (such as RAZOR). Moreover, the methods at different abstraction layers proposed at IHP for handling the power optimization in fault-tolerant ASICs will be presented. At the RTL level, selective fault tolerance can be applied limiting overhead by 50% with still protecting 20% of the inputs. Additionally, for the memories the overhead can be reduced by utilizing specific error correction codes. Finally, the fault tolerance can be introduced on application demand, dramatically reducing the power consumption when it is not needed. This can be performed on the pipeline level or even at the level of multi-processors.

Such an example will be shown and IHP’s FMP adaptive multi-core platform will be presented.

Keywords:fault tolerance, TMR, low power

1IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany,krstic@ihp-microelectronics.com

1 81

Referenzen

ÄHNLICHE DOKUMENTE

The answer, according to Hawkins, has its roots in persuasion, communication and argumentation... Mainstream realist and liberal explanations of international institutions

Then, the paper offers the four tenets of energy justice—distributive, recognition, procedural, and restorative — to examine the role of energy storage in advancing a just

La vita è superamento autentico della morte, cioè vera liberazione rispetto ad essa, nella misura in cui è quell’aspetto della vita che è implicato dalla stessa negazione della morte

Conversely, in the case of over-efficient system, as illustrated in Fig B, it is evident that there is no clear relation between efficiency and Theoretical Resilience while

Four courses are mandatory for the students in the first semester: a comprehensive Introduction to Computational Linguistics, backed up with a course on Formal Foundations

(These are not costs without merit: because the embedded applications run in their own processes, even if they crash, the embedder can continue running.) While these

Stable gas condensate (oil), motor gasoline, diesel fuel, TS-1 engine jet fuel, liquefi ed gas, WFLH, PHF, GCLD Methanol production plantООО SibmetakhimTomsk1983750 thousand tons

Although the Arab systems have not yet managed to develop sophisticated economic strategies to deal with the challenges of the Arab Spring, it is clear that Europe could and should