• Keine Ergebnisse gefunden

it list

N/A
N/A
Protected

Academic year: 2022

Aktie "it list"

Copied!
19
0
0

Wird geladen.... (Jetzt Volltext ansehen)

Volltext

(1)

Dear Sol-PCB Customer:

The enclosed documentation on the Sol-PCB and PM-5204 printed circuit boards includes the following information:

1) five Sol schematic diagrams 6) I/O port allocation 2) complete revised parts list 7) control and status bit

definition 3) assembly drawings for Sol

&

PM

4) S-IOO Bus specification

5) memory allocation table 8) user switch option selection table Many of the mechanical parts for the Sol Terminal Computer are hard to obtain, so we have made available the following items:

Item No.

Sol-CONKIT Sol-PRELIM

Sol-SS

Price

$59.00 14.00

40.00

Includes

Jl through Jll connectors, personality module card guides, card guide brackets

and handle bracket.

Preliminary Sol manual describing assembly and checkout procedures, plus much additional information.

Very helpful when bringing up Sol.

IC socket kit

We have sent the source listing for the CONSOL tm Personality module software to INTERFACE AGE magazine. This article is currently

expected to be published in the December 1976 issue but publication schedules can vary. The CONSOL software allows the Sol to be used as a stand-alone computer system or as a terminal. The following commands are implemented:

BASIC (executes at zero) ENTER (in hexidecimal) EXEC (at hex address)

DUMP (in hexidecimal) TERM (terminal mode)

TLOAD (load memory from cassette) The Sol-PCB boards sold for $40 each are warranteed for thirty days against defects in materials and workmanship. The warranty is void if, in the opinion of PTC, the printed circuit board has been abused during assembly. Warranty is limited in any case to replacement of defective printed circuit boards.

Processor Technology can not provide direct support via telephone or letter to Sol-PCB purchasers. The documentation provided should be sufficient to easily build and debug a Sol unit. NOTE: please do not make parts substitutions!

If you are in any way dissatisfied with your unassembled Sol-PCB please feel free to return it to us postpaid for a full refund.

Have fun!

PROCESSOR TECHNOLOGY CORPORATION 6200 HOLLIS STREET EMERYVILLE CA 94608 (415) 652-8080 CABLE ADDRESS "PROCTEC"

"Copyright © by Processor Technology Corporation 1976"

(2)

PROCESSOR TECHNOLOGY CORPORATION Sol-PC SINGLE BOARD TERMINAL COMPUTER™

Table 1. Sol-PC Parts List.

INTEGRATED CIRCUITS ~

v J

/1" AM0026 or DM0026 (UI04) ~y'" 74S04 (U92)

1)'S cc)

:U..

/> / 1/

1 4N26 (U39) -- / 3/ 7406 (U57, 58,87) v' -v i/..r .1/ ¥ . , . - /

SECTION I

5 8T97 (U67,68,77,~,81) :I"/~5'/V 2/1 74LSI0 (U4~6~v-

/2/ 1458CP or ) -558CP (U~6, 1~8) ;/3/ 74LS20 (U2~ 59, 83)~

1 1489A (U38)

7 "...---

74LS86 (U74

y ,/./ ",.,-

~2/ TMS6011NC (U51, 69) ~8 74LSI09 (Ufo3 t,-52ty63, 64, 70, 1 MCM6574 or MCM6575 (U25) 72,73,75)

G0

..-Y 4001

(U ~)

/ 74LS136

(U ~)

V,/ _

2/ 4013 (UI00',113) ~ 3 74LS138 (U34,35.-36)J

/. v" / . , / v ./

.... y 4019 (Ulll) / 3 74LS15? (U12, 30,32')

(U~) / 74L~}-63V'0r/-GBLS163

/ 1" 4023 (U28, 3I, 33-,40)

/1'" 4024 (U86,') //l,tclL c;I ': ,/ t/'

/ / . oJ. 74166 (U~) . /

~ t'

4027 (U; Ol

~

/ '

~2/

74173 (U95, 96)

/ 4029 (Ul,11,84) 2- W( 74LSa.75 or/ 25LSl ... 75/ /

J

( U9v'".9) y v v ~ rr

1 4030 (U

7

2,13,/26,27,42,76,90,93,

/ v 97 ,106~) ~

2 4046 (U85, 110) , yo

v"'"

~

4049

(U~ 1(59" ) / a!

74LS253

(U6 3t ,66,78,79)~/

/ " ~ f1' v.( / V.

r 4520 (Ul12) /

rrP

7 74LS367 (g.29 ~v~7 ,50,71,89,

/.'1

/7

94,107)

~~

74HOO (U91)

~/

.

~

8080, 8080A or 9080A (UI05)

~ 3

74LSOO (U4r<,48,55)

~./' ~ ~

8836 or 8T380 (U46)

~~ 74LS02 or 9LS02 (U5~60) ~~ 91L02APC or 2102LIPC ( 74LS04

(U2 ~ 4 5, 4~54)

. / (U3 - 10, U14 - 21)

.,... r

93L16 (U62) 11/0 g

?

TRANSISTORS

/ /'

2N2222 (Q4 & 5)

2'" 2N2907 (Ql & 2) 1 2N4360 (Q3) CRYSTAL

11' 14.318 MHz . l.n HC-18/ U Case (XTAL)

-

DIODES

/

1""9 lN4148 or IN914 (01,03 - 10)

Y

lN5231B Zener Diode (011) 4 ...

/ IN4001 (02,12,13,14) RELAYS

2 DIP Reed, Sigma 191-TEIA15S

(Kl & 2)

(3)

PROCESSOR TECHNOLOGY CORPORATION

Sol-PC SINGLE BOARD TERMINAL COMPUTER™ SECTION I Table 1. Sol-PC Parts List (Continued).

RESISTORS CAPACITORS

. /2 47 ohm, ~ watt, 5%

,) ~

10 pfd, disc

/

75 ohm, ~ watt, 5%

Y

330 pfd, disc

"-

./ 100 ohm, ~ watt, 5% '3/ 680 pfd, monolythic or

/ Y"'/IOO ohm, ~ watt, 5% 1"''' \ , / disc ceramic

~r 200 ohm, ~ watt, 5% ,./6 .001 ufd, disc

A~30 ohm, ~ 5% 2/'" .001 ufd, Mylar tubular

watt, / ' /

~

-"",Y 330 ohm, ~ watt, 5%

~ .

.01 ufd~ Mylar tubular

~~ 470 ohm, ~ watt, 5% ;37 .047 ufd, disc

2~ 470 ohm, ~ watt, 5%

M

.1 ufd, disc

f'cf

680 ohm, ~ watt, 5%

~

.1 ufd, Mylar tubular

~ 1.5K ohm, ~ watt, 5% .68 ufd, monolythic

\ ceramic

/ y 3.3K ohm, ~ watt, 5%

\

1 ufd, tantalum,

~6~ 5.6K ohm, ~ watt, 5% dipped

10 K ohm, ~ watt, 5% 5/ 15 ufd, tantalum,

y

15 K ohm, ~ watt, 5% dipped

' /2/ 39 K ohm, ~ watt, 5%

/ l(

100 ufd, aluminum

/ / / ' electrolytic

, /2 47 K ohm, ~ watt, 5%

3 50 K ohm, Potentiometer / 3/ 100 K ohm, ~ watt, 5%

/ 2 150 K ohm, ~ watt, 5%

/ ' 2/ 1 M ohm, ~ watt, 5%

... y- 2.2M ohm, ~ watt, 5%

....: 3.3M ohm, ~ watt, 5%

CONNECTORS

1 25-pin Female, AMP206584-1 (Jl) I 25-pin Male, AMP206604-1 (J2 )

2 20-pin Header, 3M3492-2002 (J3 & 4)

1 30-pin Right Angle Edge Connector, VIKING 3KH15/75KC15 (J5) 2 Miniature Phone Jack (J6 & 7)

2 Subminiature Phone Jack (J8 & 9) 1 7-pin Right Angle Molex (JIO)

1 100-pin Edge Connector, TI H322150-02-6A (Jll)

1 Molex-type DC Power Cable, Jll mating (prefabricated)

(4)

PROCESSOR TECHNOLOGY CORPORATION

Sol-PC SINGLE BOARD TERMINAL COMPUTER™ SECTION I Table 1. Sol-PC Parts List (Continued).

MISCELLANEOUS

1 Sol-PCB Circuit Board 2 8-pin DIP Socket

29 14-pin DIP Socket 74 16-pin DIP Socket 1 24-pin DIP Socket 3 40-pin DIP Socket

2 DIP Switch, 6 position (Sl&4) 2 DIP Switch, 8 position (S2&3) 1 Length 72-ohm Coaxial Cable 1 Tie Wrap

2 Mounting Bracket, Sol-1040 PERSONALITY MODULE KIT, PM5204

1 PM5204 PC Board 2/ 5204 EPROM (U1,U2)

2 Card Guide, SAE1250F

10 #4 Lockwasher, internal tooth 2 #4 Insulating Washer, 0.05 4 4-40 x 1/4 Binder Head Screw 6 4-40 x 7/16 Binder Head Screw 2 4-40 x 5/8 Binder Head Screw 10 4-40 Hex Nut

1 Length Solder 1 Manual

1 Personality Module Kit (contents listed below)

/ 1 74LS155 (U5)

~~10K ohm, 1/4 watt, 5% Film Resistor J~ .047 ufd Capacitor, Disc Ceramic

~2, 1 ufd Capacitor, Tantalum Dipped

1 16-pin DIP Socket 1 24-pin DIP Socket 1 Bracket, Sol-1045

2 2-56 Binder ~ead Screw

COMP SIDE

U3

ALL R'S VALUE = 10K

C3 : 0.047

U2

o o o

-I-o~o

!:01:10

I

o

C c

I"'"

0 ---+-0"'

(5)

J3 Keyboard Connector (between U64 and U65) pin no.

1 2 3 4 5 6 7 8 9 10

Signal name ground

+5v

Kbd

Data Ready Break

Kbd Data 0 A Kbd Data 1 E Kbd Data 2 C Kbd Data 31) +5v

ground

I 12 13 14 15 16 17 18 19 20

no.

J4 Display Expansion Connector (between U28, 29)

2 3 4 5 6 7 8 9

10

no. Signal name ground

N.C.

Char. addr. 4 Character clock Char. addr. 0 I- Char. addr. 1 Char. addr. 2 Char. addr. 3 N.C.

ground

J5 Personality Module Edge Connector pin no.

Al

A2 A3 A4 A6 AS A7 A8 A9 A10 All A12 A13 A14 A15

Signal name Ground

+5VDC Addr. 9 Addr. 8 Addr. 7 INT Bus 0 INT Bus 1 INT Bus 2 INT Bus 3 INT Bus 4 INT Bus 5 Program

0

Program 1 Program 2 Program 3

1 12 13 14 15 16 17 18 19 20

no.

pin no.

BI

B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15

Sol-PC, Rev.

10/18/76 Signal name ground

+5v Restart Local

KBd Data 4

r:

KBd Data 5 KBD Data 6 KBD Data 7 +5v

ground

Signal name ground

N.C.

2,E

Dot Clock, 14.318MHz Composite sync. out TTL Serial Data Out Composite blanking out Scan advance out

Char. addr. 5 N.C.

ground

Signal name Ground

+5VDC Addr. 0 Addr. 4 Addr. 3 Addr. 2 Addr. 1 Addr. 5 Addr. 6 C4

C0

INT Bus 6 INT Bus 7 -12VDC +12VDC

J6 Audio Out forCUTS Cassette Interface: Mini-phone jack at rear panel J7 Ap~io In forCUTS Cassette Interface: Mini-phone jack at rear panel

J8 Tape Motor Control 1: (See output port FA, bit 7) Sub-mini jack at rear panel

J9 Tape Motor Control 2: (See output port FA, bit 6) Sub-mini jack at rear panel

(6)

J10 DC Power Connector, Sol-PC Ground

+5VDC -12 VDC +12 VDC -12 VDC +5 VDC Ground

PIN NUMBER

1 2 3 4 5 6 7 8 9 10 11 12 13 to 17 18 19 20 21 22 23 24 25 26

0 0 0 0 0 0 0

SYMBOL +8V

-16V X;RDY VIO VI1 VI2 VI3 VI4 VIS VI6 VI7 XRDY2

S-100 Bus Definitions

NAME FUNCTION

~olts Unregulated voltage on bus, supplied to PC boards and regulated to 5V supplied by Sol-20 supply

-16 Volts Positive unregulated voltage supplied by Sol-20 power supply

EXTE~~AL READY External ready input to CPU ready circuitry

Vectored Interrupt Line 4f0

Vectored Interrupt Line 4f1

Vectored Interrupt Line 4f2

Vectored Interrupt Line 4f3

Vectored Interrupt Line #4

Vectored Interrupt Line 4f5

Vectored Interrupt Line 4f6

Vectored Interrupt Line 4n

EXTERNAL READY 4f2 not used by Sol-PC TO BE DEFINED

STAT DSB C/C DSB UNPROT SS

ADD DSB DO DSB

02 01

PHLDA

STATUS DISABLE COMMAND/CONTROL

DISABLE UNPROTECT SINGLE STEP ADDRESS DISABLE DATA OUT DISABLE PHASE 2 CLOCK PHASE 1 CLOCK HOLD ACKNOWLEDGE

-Allows the buffers for the 8 status lines to be tri-stated -Allows the buffers for the 6

output command/control lines to be tri-stated

- not used by Sol-PC electronics - not used by Sol-PC

- Allows the buffers for the 16 address lines to be tri-stated -Allows the buffers for the 8

data output lines to be tri-stated Processor command/control output

signal that appears in response to the HOLD signal; indicates that the data and address bus will go to the high impedance state and processor will enter HOLD state after

completion of the current machine cycle.

(7)

PIN NUMBER

27

28

29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

45

46

47 48 49 50 51 52

..

SYMBOL PWAIT

PINTE

AS A4 A3 A15 A12 A9 DIOI DI00 AlO DI04 DI05 DI06 DI02 DI03 DI07 SMI

SOUT

SINP

SMEMR SHLTA CLOCK GND +8V

-16V

S-IOO Bus Definitions-continued FUNCTION NAME

WAIT -Processor command/control signal that appears in response to the HOLD signal;

indicates that the data and address bus will go to the high impedance state and processor will enter HOLD state after completion of the current machine cycle INTERRUPT

ENABLE -Processor command/control output signal;

indicates interrupts are enabled, as determined by the contents of the CPU internal interrupt flip-flop. When the flip-flop is set (Enable Interrupt

instruction), interrupts are accepted by the CPU; when it is reset (Disable

Interrupt instruction), interrupts are inhibited.

Address Line If5 Address Line If4 Addre s s Line If3

Address Line #15 (MSB) Address Line #12

Address Line If9 Data In/Out line Data In/Out line Address Line #10 Data In/Out Line Data In/Out Line Data In/Out Line Data In/Out Line Data In/Out Line Data In/Out Line MACHINE CYCLE 1

OUTPUT

INPUT

MEMORY READ

HALT ACKNOlvLEDGE CLOCK

GROUND +8 Volts

-16 Volts

#1 same as pin 94

#0 same as pin 95

#4 same as pin 91

#5 same as pin 92

#6 same as pin 93

#2 same as pin 88

#3 same as p~n 89

#7 same as p1n 90

-Status output signal that indicates that the processor is in the fetch cycle for the first byte of an instruction

-Status output signal that indicates the address bus contains the address of an output device and t'he data bus will cohtain the ouput data when PWR

is active

-Status output signal that indicates the address bus cont-ains the address of an input device and the input data should be placed on the data bus when PDBIN is active

-Status output signal that indicates the data bus will be used to read memory data

- Status output signal that acknowledges a HALT instruction

- Inverted output of the 02 CLOCK Unregulated input to 5 volt regulators supplied by Sol-20 power supply

Negative unregulated voltage by Sol-20 power supply

s.upplied

(8)

Pinouts: Parallel Data Interface (PDI) as Sept. 30, 1976 used on Processor Tech. Sol System

MASTER UNIT-Male connector J2 Pin

1 2 3 4 5 6 7 8 9 10 11 12 13

11 Signal Signal J2 pinll Signal Signal name

nmemonic name nmemonic

CG Chassis Ground 14 US Unit Select

SG Signal Ground 15 OE Output Enable

IE Input Enable 16

xrm:

eXternal I>evice Ready

rm:

Data Reaoy 17 nL Output Loao

!AI{ 18 OD7 Output Data,bit 7

ID7 ID6 IDS ID4 ID3 ID2 IDI IDa

Input Data, bit 7 19 OD6 Output Input Data, bit 6 20 ODS Output Input Data, bit 5 21 OD4 Output Input Data, bit 4 22 OD3 Output Input Data, bit 3 23 OD2 Output Input Data, bit 2 24 ODI Output Input Data. bit 1 25 ODO Output Input Data, bit a

Pinouts: Serial Data Interface (SCI) as used on Processor Tech. Sol System

Data, bit 6 Data, bit 5 Data, bit 4 Data. bit 3 Data, bit 2 Data, bit 1 Data, bit a

Female connector-DB25S

J1 pin41 Signal Signal Jl pin41 Signal Signal name 1

2 3 4 5 6 7

Note 1:

Note 2:

nmemonic name nmemonic

CG Chassis Grotmd 8 CD Carrier Detect

TD Transmit Data 11 CLO Current Loop Output

RD Receive Data 12 LR1 Loop Receiver 1

RTS Request To Send 13 I LR2 Loop Receiver 2 CTS Clear To Send 20 DTR Data Terminal Ready DSR Data Set Ready 23 LCS Loop Current Source SG Signal Ground

Many pins not specified here are used in EIA RS-232C specification.

USE THEM WITH CAUTION.

Terminals output on pins 2,4 & 20 and input on pins 3,5 & 6 for EIA type hookups. Modems and computer mainframes output on pins ~5 & 6 and input on pinsl'2,4 & 20.

Note 3: Current loop hookups are the same for terminals, modems,mainframes.

(9)

STATUS PORT INPUT BIT ASSIGNMENTS PORT F8 (STATUS, SERIAL COMM. CHANNEL)

SIGNAL NAME FUNCTION

¢

SCD Serial Carrier Detect (EIA) 1 SDSR Serial Data Set Ready (EIA)

2 SPE Serial Parity Error

3 SFE Serial Framing Error

4 SOE Serial Overrun Error

5 SCTS Serial Clear to Send (EIA)

6 SDR UART Serial Data Ready

7 STBE UART Serial Transmit Buffer Empty PORT FA (AUX. STATUS, CASSETTE TAPE INTERFACE, PARALLEL I/O,

BIT SIGNAL NAME FUNCTION

¢

KDR

1 PDR

2 PXDR

3 TFE

4 TOE

5 not used

Keyboard Data Ready Parallel Data Ready

Parallel eXternal Device Tape Framing Error

Tape Overrun Error

Ready

6 TDR Tape Data Ready

7 TTBE Tape Transmitter Buffer Empty PORT FE (DISPLAY STATUS)

BIT

¢

SIGNAL NAME SOK

FUNCTION

Scroll OK~ ~ sec timeout after scroll

CONTROL PORT OUTPUT BIT ASSIGNMENTS PORT F8 (CONTROL, SERIAL COMM. CHANNEL)

BIT 4

PORT FA BIT

3 4 5 6 7

PORT FE BIT

¢ - 3 4 - 7

SIGNAL NAME FUNCTION

SRTS Serial Request to Send (CONTROL, PARALLEL I/O, CUTS CASSETTE I/O)

SIGNAL NAME PIE

PUS TBR TT2 TTl

FUNCTION Parallel Input Enable Parallel Unit Select Tape Baud Rate (300/1200) Tape Transport 2

Tape Transport 1 (SCROLL CONTROL, DISPLAY SECTION)

SIGNAL NAME BDLA

FDSP

FUNCTION

Beginning Display Line Absolute address

First Displayed Line Screen Position

CONNECTOR DESIGNATION

ACTIVE DIRECTION 1 carrier

¢ link ok 1 error 1 error 1 error

¢

clear 1 ready 1 empty

KEYBOARD INPUT) ACTIVE DIRECTION

¢

ready

¢ ready

¢

ready

1 error 1 error 1 ready 1 empty

ACTIVE DIRECTION

¢ time complete

ACTIVE DIRECTION 1 request

ACTIVE DIRECTION 1 pin 3 J2 low

o

pin 14 J2 low

o

1200 Baud

o

run tape

o

run tape

ACTIVE DIRECTION 4-bit data nybble 4-bit data nybble

Jl Serial data J6 Cassette Tape Audio Out

J2 Parallel Data J7 Cassette Tape Audio In

J3 Keyboard J8 Tape Motor 1

J4 Display Expansion J9 Tape Motor 2

J5 ROM Personality Module JIO PC Power

Jll S-lOO Bus Expansion

(10)

PIN NUMBER

53 54 55 56 57

58 59 to 64 65 66 67 68

69 70 71 72 73

74

75

76 77

78

S-100 Bus Definitions-continued SYMBOL

SSWI EXT CLR

RTC STSTB

DiGf

FRDY

NAME

SENSE SWITCH INPUT EXTERNAL CLEAR REAL TIME CLOCK STATUS STROBE

DATA INPUT GATE #1

FRONT PANEL READY TO BE DEFINED

MREQ MEMORY REQUEST REF REFRESH

PHANTOM PHANTOM DISABLE MWRITE MEMORY WRITE

PS PROJECT STATUS PROT PROTECT

RUN RUN

PRDY PROCESSOR READY

-

PINT INTERRUPT REQUEST

PHOLD

PRESET RESET

PSYNC SYNC

PWR WRITE

PDBIN DATA BUS IN

FUNCTION

not used by Sol

not used by Sol-PC electronics not used by Sol-PC electronics not used by Sol

When low forces PDBINS low and forces CPU input multiplexers to the DIO bus. During CPU DBIN cycle, disables CPU DIO bus drivers

-When low disables MWRITE driver

- Z 80 signal not used by Sol-PC electronics

- Z 80 signal not used by Sol-PC electronics

-Output from CPU section used to disable RAM or ROM during power on initialization program execution -Indicates that the data present on

the Data Out Bus is to be written into the memory location currently on the address bus

-not used by Sol-PC electronics -not used by Sol-PC electronics - not used by Sol-PC electronics - Memory and I/O input to the CPU

Board wait circuitry

- The processor recognizes an

interrupt request on this line at the end of the current instruction or while halted. If the processor is in the HOLD state or the

Interrupt Enable flip-flop is reset, it will not honor the request.

-Processor command/control input signal that requests the processor enter the HOLD state; allows an external device to gain control of address and data buses as soon as the processor has completed its use of these buses for the current machine cycle

-Processor command/control input;

while activated, the content of the program counter is cleared and the instruction register is set to 0 -Processor command/control output;

provides a signal to indicate the beginning of each machine cycle -Processor command/control output;

used for memory write or I/O out- put control. Data on the data bus is stable while the PWR is active -Processor command/control output;

indicates to external circuits that the data bus is in the input mode

(11)

PIN NUMBER

79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

98

99 100

SYMBOL AO Al A2 A6 A7 A8 A13 A14 All DI02 DI03 DI07 DI04 DI05 DI06 DIOI DI00 SINTA SWO

SSTACK

POC GND

S-IOO Bus Definitions-continued

NAME

Address Line iFO Address Line ill Address Line 1,1:2 Addres s Line iF6 Address Line

417

Address Line iF8 Addres s Line ill3 Address Line 4114 Address Line 4111

FUNCTION (LSB)

Data In/Out Line

412

same as pin 41 Data In/Out Line

413

same as pin 42 Data In/Out Line

417

same as pin 43 Data In/Out Line

414

same as pin 38 Data In/Out Line

415

same as pin 39 Data In/Out Line

416

same as pin 40 Data In/Out Line 411 same as pin 35 Data In/Out Line

410

same as p~n 36

INTERRUPT ACKNOWLEDGE -Status output signal; acknowledges WRITE OUT

STACK

POWER-ON CLEAR GROUND

signal for INTERRUPT request -Status output signal; indicates

that the operation in the current machine cycle will be a WRITE memory or output function

-Status output signal indicates that the address bus holds the pushdown stack address from the Stack Pointer

SWITCH FUNCTION DEFINITION Display Ctrl---Schematic Drawing

414

Function

Switch No. Mnemonic ON OFF

RST Restart to Zero RUN ( Dwg. 1Fl) Sl-l

Sl-2 Sl-3 Sl-4 Sl-5 Sl-6

not used BLANK Polarity BLINK SOLID

Blank Ctrl Characters Display Ctrl Char.

Blinking cursor Solid cursor

*NO cursor if Sl-5 and Sl-6 are off at same time.

Both switches should not be on at the same time.

Drawing

413 --

Sense Switch Switch No. Mnemonic

S2-1

ssw0

S2-2thruS2-7

S2-8 SSW7

Function LSB, data bit ON

etc.

MSB data bit 7

*Solid or NO cursor

*Blinking or NO cursor

OFF 0-LO

LO LO

HI HI HI

(12)

SERIAL I/O BAUD RATE SWITCH -- Schematic Drawing #3 Function Switch No.

S3-1

S3-2 S3-3 S3-4 S3-s S3-6 S3-7 S3-8

Mnemonic

75

11 15 30 60 12 24/48 96

ON OFF

75 BAUD

*

Do not turn more than 110 BAUD one switch on at a time 150 BAUD

300 BAUD 600 BAUD 1200 BAUD

2400 or 4800(norma11y 2400 if not jumpered K to M) 9600 BAUD

SERIAL Switch

I/O CONTROL

No. Mnemonic Schematic Drawing #3

ON OFF

S4-l S4-2 S4-3 S4-4 S4-s S4-6

PS

WLS 1 WLS 2

SBS PI F/R

Parity even

Data word length 1 stop bit

Partty

Half duplex

Parity odd (if s4-s on)

t

8bits 7bits 6bits sbitSJ ON ON OFF OFF ON OFF ON OFF

2 ston bits (1.5 if sbits/word) No parity

Full duplex MEMORY ALLOCATION: ON CARD

Hexidecima1 Address C000 - C7FF C800 - CBFF CC00 - CFFF

Function

Personality Module ROM or PROM (2048 words) System RAM (1024 words)

Display RAM Memory (1024 characters) ON CARD INPUT PORT ALLOCATION

Hexidecima1 Port Address

F8 F9 FA FB FC FD FE FF

OUTPUT PORTS Hex Port Address

F8 F9 FA FB FC FD FE FF

Function

Status, Serial Comm. channel

Serial Communication Channel Data

Aux. Status, Cassette tape interface, parallel I/O, keyboard input

Audio Cassette (CUTS) Data Keyboard Data (from J3)

Parallel Port Data (from J2) Display Status

Sense Switch (S2-1 thru S2-8) Function

Control, Serial Comm. Channel Data, Serial Comm. Channel

Control, Parallel I/O, CUTS Cassette I/O Data, CUTS audio cassette Interface

Alarm (optional)

Data, Parallel output Data channel Scroll control, Display Section not usedin Sol-PC

(13)

PC MUDIFICATION REViSION LI-~VEL D

Due to layout errors connections to pins 28, 73 and 74 have been"

interchanged. These signals are used by DMA and interrupt devices.

Correction requires three cuts and installation of three jumpers.

Use 24 gauge wire supplied with the kit for these changes.

1. Cut trace on rear side of board connecting pin 1 of U45 with feedthrough directly below. Install jumper wire on rear side of board connecting pin 1 of U45 with pin 73 of Jll.

2. Cut trace connecting the feedthTough adjacent to pins 13 and 14 of U64 with the feedthrough directly above (on rear side of board).

Install jumper wire as shown on the rear side of the board.

3. Cut trace on front side of the board connecting the feedthrough innnediately below and to the left of the "Jll" designation with pin 73 of Jll. Install a jumper wire from this feedthrough to pin 28 of Jll on the rear side of the board.

- .,

,

i •

front (component) side

,

r I , ~~~:tIlll' ~II r: J'J

·

· ":m

-.

•• - ·

• cut

~ I ~

·

••

.. .-

~

,

­

,,'--_. -

...

i •

i

I __ ...,. ,~~ i

i

(14)

/ ;~ U g~ 74C~2-53

3 /

""~"3I~7 I / . ' 14,L-SrI7S 1_ " Ic:.J ~

.. ___________ ~=::::::;QYj 1/ ., ~ l'I5; I~ U66,C1I-'~~.--+---:':-l ,e KI'P 7 J3

J,I C S""MR) .7': 1 "*", "',,~ .. ~+__\r_---~ r---- 'e'i-L-'- - + - - -- - -- --t'ii'-L P'D"7 J2-

/ 0 ' -r QP J '- - - --r---t---;';l7 ,(I " ~ (

~ u~ ... J/ I . . . v -'"""JU!I.q. /...I..J '" 9 Yl IC~ iN'T7 t'W62.,"3.51

]11 ~ 4C.'>---~=~C /' ", oc. G / .G' ~

III ~ ... ~ 7

<l

~

\

-.0210 Q& II 12 I , ~ I' :tcz ~,.'-_++---__==:_1'7 ., .. , ~ H

1'1 ~ ' ¢_.v u,'t ,/"1(t Yi" ue.o\ \ L 7 QA A" 'I' "/7 ZCI /I ~ PIP II> :a

~ 7 ~ gr - /II ~

\ "' v

~::., ~ ~t·~_:t=_G~f1~IO~_lr_t---~-I> 'N" :.IA~"W(~~'~.~ ) JII

I,St< 1C

" I--- ...

1-_ _ __ _ _ _ .... ,.. It ~ .&1,. ~ 111

1041,.::<4 74LoSo3>"'7 ~

'V'-___ •

t 14L."'1'3 3 V

~ ~~¥u~l .~~.~.~ ______________________________________ ~ ~E'm:~16~-4~---. KW5 D

III ~ ... ~---lL...n-....(!.t-" :..2~ ... r 17t 1-7= H

: e , '

:.@>' P''''liJ%

J1I ( SS1~" ) 98 Ul"7 U/ It. " "* t Q(; c.~ .. !++_--- - - -- - - -- - - - - -- - - -- - - - - ~!-+---_<i.---I_--H+-:-. Y' I~~" ~ 'N~" ( .. ""r.. 2.3.')

... I -~. U 01 , t-t-l-.\---- - - - -... - - + - - + --_++P-i YO '" ~

JII C ~ ) - ~.Y'/I"'- 1 .• " 111& .1"'~I__---...., -:::-- ,/

" L!-..~ " I ... f-.l. " Z'2~1:t'-_++---__==_{IS l I'I<L'DA J~

~ U'' ' ' --y'l 1'(" J. '0 QA •i!:'t~+_-=~---...., 2e' " ~c PIP 4 1%.

JII 501~TA ,.. D'.""" 1 " L - I~~': ·sv ~4L""""""-- ~~I1T,U~~. ,J±l: .. ~...:1~'~"~I"'O=-Tt---;.~>-'N~4 <""",,,,t.o,o)

-- ~ 11;tuIL~~ .. - +4_ 'Vo.A'...J I"...r-- V_ )'/9'1 ~ J'1l

III ~ ~Qz~'~':----"::~S~I<.-l---t:':"::~~---jr.:.-:..:...:.-,::===============;:;~;:===;;::;::::==========,ttl1ltt1t!'~~U~';~5 e """ ~ 11

JJ K&" ~"STAitT 131---:::==~~#7-t==--_t--"L-+_---~~ir_~~4::::C"i53 .. 7 L - I~, .. ;-~., :r;-<' _~SI-I, - - - --, Ir'~T"''"' STd7 LI_-"'"

9

V' -4 r7!.: .. =C~$>:!z:::s?i:J ~~r -, •• ___ v . / . ./

11~.!", ,-"-,,~ OUT "S"C ' t-'< ~IU.51~tf.!"'~--1---:=-Ie V' .... 1<~"'1I H

JII JII .11 711

JII 111

JII

311 111

III

.111

111 111

C "",,YNC ) 7r. ~ 117 I, .. UI"7 RH 19 SYNG UIJO ~ ~. I~" 0 "ID 3 J2.

~ I. ~.f"J ,e. '-+++-I---+_---,---+---+r+-:,;.!y' ,," .. ,~ 1"'1''' (D""'" oS)

~ Z8~---_4---~~II~~ I ~~~--~~---~----+---+---~r---~ IN"'~ ~~~I---.-~-v----+-~--4---4---++4-~~ lC3~ ~

~ U~ ~ I' .... u~... ~I LI,,,... , Z ... 1 !.l':z.'-_++---- - - --__=:::-l J'

~ 1" n~~_ .-- " 2C... €>,,7 K8P 1 ~

~ 0//1 " 1 III

I

~++++H..JI/v'\,_ ... "... Ui' :tGll-""_-++ _ _ _ _ _ _ _ _ ;8 ""D" J2-

~ 71 7:>---~---==~=::i-1!( iJ7 1~III~ 01 "'t~ 7-4l.Sa607 y .I Z.t!l W~ 07"" 1-·~--JI_I_.j...j+~+ .so. .... +~+t__.l\JI/\r ... .l\JVV ... ... Rll:a ftIIO "I~,(IOK tJ) ~'.

b4

81"'7 IS I . / ...,l± A. z.ed 10 ...s-:,." IN'f2 M/",. (~W~.~ 2.',") 111

(- " 'r-yv_ IT ) '7 .. ~3 r r:~~~-1--+_---~---t---~~ ~AI~ s... It'D_ 91 .. , ~ ~J'II

r---<';'J~ T38DV:: 8T311D .. )I .'01 " --<,II ~ 7A\.S1.!!' ~ . / .

~ 781>- - - -4- -- - - - ---+--'5"< 1'~!...-+__l-+"'3<>1"'U4" 11 ~ .. ,1 P!>'N ~ 7 ""I IIJ:,''' D",N f7.< ~'U1':~~I-"----~~

..

--+--- - - - --l. r KF1P I 15

l ... ru"'-;o, ,, U4tio s .Sv 2 e .'I~ r+-.!C!!.!..--- +-=.:.:.... ... ++'!!!o .,. , r=;:::..,\

US" ~' -

'C '· ....

1 lei ,_ ~ P'I" I 13-

7 .. ~'i> ~ . !OJ.--

8

.~v

I

~ ~ t--- 0 ,t~,I> 9=±r==========tl=:;==+===I====t+:t ~.

'

,... 2&3

I ',,"

~ L.l!.-~ ~ 'N"" .

( "W6

~

. .

,1,5)

C

"'''''''''1'') Ui>----+-+LA-A--;AR~ .. ':;;5:-~-7""''',C. ,. I .... U4" 9 7"15<>4~! :; :

l

D7 r~=========t:j:=+=:::j===:j:===~-,2~.. 2Ct'l2. s ",.. I<&D ¢ J.

r yvv 1 I 2. u.z eT360 K IN41<46 U I II ~ riC' ~ :2

(E,""'Y ) 5'~----4-4~--=ru:"1>~...!j . " . 80 I ~-J-!!."~-"-""""" .~.... IS '~ A 'Cf1 ,,' ~" '1'''' ("We>. 2,3,)1)

- , ~ II • • Uo4O ~~~... UIJO ~ - . N ...

(qC P511) "'> ____ +-+----<lI--...:U:..~:..:.,,s'l " ._r - . "',S UIOS '><97 ,~ ~94 ~ JI1

~ ~ 1.o\L~Q'" U49 ''''-''''~O/ ~ i ")'~ I r'-.'. 11'197 U"D "'" ~ III

~ ~L..::..-': ~ ~).!·'-!/~--+-.-.-.. -...

l-...

~2 .1"',:

1 .

.tv I~i~ Q 'i1

I"

Bm

13": / r'-'-~ v, ,,, ... ',.l.L"".... ____ .:8..:..,.':::7:... __ ..., _______________ - <32 (APm) JI1

( ... )1.51< 7 S ~ u["j l A"'t~jtj::t:-========jl::::::!:~.<"~;~U~

..

~.~"~=~.f'." ~

L _ _ _ _ _ _ _ _ __ _ _ ....: ... ==-j .. 9 IJ c3 K liiIZ7+_l---l---.... - +_--- - -...:2.!>::=:.j IIr5'ADY ,4 ."" _ I ~~7 / 8~ ( APR 104 ) JII

7Z. ~.. < R'~'--~ "- _

.,....- ---,,/-= _"--/!J.,.T-~.,.7=--L.L u .. s ~ ,.,~ I' 13 ~J!I=--'f___l+---__l+-''''''I''I >').J'!..".e=I-II---2_':....!"!.! .. !!.'4-~/:::...---<:::85 C ADR '3 ) 111

(c,"",c .. ) ~'>_+---'.,::...V~I '" U77 , +6-,,-t-1f-.l\J,.'vs"'z~ I~ 37 " ... 1, ,J ~, C APR 12 ) 111

CPR.... ) 7>">-+---....:":.~.\--+---+---... -._1..! ... =iJ s .. '" I .• K II "" • f'.,,':>-.L..,=-_ l--__ ~..:!.!, c:::::!Q{!J4-1....,..,- ' - - - -- - - -- --<!67 C A oro: II ) JII (DW6-.2,3,Ac) ,.SYNC.jiIj.

("W"",') 1"''''''

111 ~

/ .0 I~ T~~ ~,';"I< '" 1 ( ' U," .. ~ ' ~7 (ADI': 10 ) 111

U". '" U77 ,1 d .liS 1 f'-.,.",J,!-,-=_ I-__ 2~'....lUIl!L'_+-...,...,_---_<34 ( ~oo!!I ) JII

-:::Jf--+----...!'=.2"'<Jki' '"c'"... ~ 1( Q 1"9~vI'>L--... >---~!:-+---...::"i If_SOT - ,/ u'" ~ v/ .

~ u.... I...,.- .,.,.,"7 304 v, ,"'1" .. B+ (A P'" IS ) JII

.~ '{'5 .<L,I' 11 8 "- A~97 I . /

~ 7 ." 21 " ~, ~ / 83 (A oro:"7 ) '"

SIl

311

("w~ z) Mil"" ""L-

(H~)( A"PRE~) t:>ot:>"G"~,

,.-- ."v IJ ~"-+-+t__---+t-~ -<' u"" _

. >_-++ =======;::==== ____________

-,+~. ~ ,(57 • ,. , ~I""" /' 82 (AP'I" ) JII

7.:; 1 ,) . .,. "- 1 , /

·i''''

"'I''' ,,!II( ~ ~ T 7 ... " UI' " c.4 · V f V 1<'3 ~ 51-"3~1_1-__l4---_11+-"<=.j°1 ...

.<"

':>-·!-,-~-I---2u .. , "i'~:...Ju.!J ~ .. !Z...+_-...:.'---~<:z~ , (AP~ 5 ) III

30 1 "I ,., 3m (A2"'''' ) III

)I k QI7,4-H-.l.-.~'~cl! •• cIL;C+- - - -- - - """'I HOCD ~ "- 1, / __

PI" Y . / _ u.,5O '-&;-' " r -A'"S" (J 3 .t~2~'=tjtt=========tt=':21~ . / "~~'~'~~~~:t===~~ ~:.!I.:...!U~ u,", ,I"-... .. !:7Lj_~ _ _ _ _ __ _ _ _ _ _ _ _ _ _ _ -<31 (. _ AOro:a . ) 111

,:~ 1 '4\.!$o:'" l..!....- I ,:~~ ~ I. 'NT 2 ..., . " >J'!!.1-+--"'/::..---~81 ( AC>R2. ) 1'1 7~i'>-++----...::='-< ... ---"_I' c",f,J.. ., .. ..; \ .svo--ii _"v ,1-.=1t.::....+_+I---+I--t."'I,f'-.,.,'>17~-_.j_.j--j~'L:!!lOC+_~'=_---<(i6D (AO'" I

r---...!·,'~=~ .fJO ':t ~~7-. . . J~---:,-:-:--: .. ':;7"'1l.,-"O':1 -1~V .. ¢ ., L.;< u"a 10 '>l.L+-...,!./--J---<7~ CAD~ '"

.. U!l1 '-p::: .. C -.... - H- - - ; AM'-.. I 1':131 22 (Il, '~ ~3"

.,. . v

JII JII

~ ... ""2~5 !II' " "'7n. 'S AI,

7"H""· r+- H- - - l ,... ~ /' 1.51(

r_G-=~ __ .., % 7-<H~OO. It G.... : / IR'~ '''K ... ~3L...L-I---... _.:....:... _ _ _ _ _ _ _ _ _ _ _ _ ~lZ

I p ~U.I J Uti II "19011" ~ (;&.3 ~I:as~ l~Kj GNP 7-'t-a..SOG' ....

'" < R'D!> I 'I( I ~o :o " , '<...--pit -tv 't 7.04HGJO

----I'---U"

~~ £)ISC: 1 ~ 1'.1. " U ... 9 ... •• I~'" V $I <I 1:

!

~

.""

704HOOg : E 1 ~ I eo 1 I.,.. , . " "I,D ·I~V

1

L ~ 4

~'" .~~ - J """ '01>

1

-!IV -!-Tc""jG.,Tc55 ~

I ... C;-;; 'c...!r;-;;I .. 12: - : :F-'O

~r;-;J ~~oo :l ~ ~ ;~ r rr:~ C ~. - " ----'-

i---.,,- v - - - - ' ·

~ 5V

r--- r - -

7"~5" 'S ~ . r--

I. '

~(~;o :)_~_;_-·- ~-<mL7

'1otf,,"So 7.4L,.$ 7AL-So ''''~So N~ 2.DV ... r - , - - - . . . ... r r r I ra s I

- r - ~ 00\ 'hW ";""~ l.!oll'" . .... 011 L_--'.! ... .." ,,,,',__-,""1" Q'I'I"I>,--~,,"1" Q'7w _ _ _ -'''1 . .

~:: u~: u~~ u~ ~ ~~ 7"'Ul.~~4 .'7K U7t.. 1.l7f1 U7{, U1" ~~;' I L ;H~~.J

<::1--+--~ '~~:5 .. f~ I f+, ( ~

-12V

~ H> '" ~ (+. ~+, (~

".IN

U'3%. '* U71 "

745004 8i9Y

'---~~=i ... >'~---<J2' ~ JII

' -_ _ _

,3 "'1~')~ v. ,.!.+/ _.---<24 ~

Jll

,~~ U92.

e :t-

U71

. -_ _ _ -::""'" ~s'---'

~ ~

(ACS"6 os, ) 111

• ,V JIO 1'1,-V.lIO -1'2.\1 310

~N[) "'0

PHANTOM J1I

8T'?

U77

74/tL.S04

ClIU.,,"rrl..li O /<.OI3E~~ M. MA",!>H

D4ft, ~-z.I::.-"::.,.::....L _ __ _ _ __ __ _l...:.~~...:.=m:..:.9::.....:r:;';.-...;7.:;(,~

U"S

L--- - - - f - - - -- ----<:'7 (C>iTC) JII

PROCE5S0R TECHNOLOGY

Referenzen

ÄHNLICHE DOKUMENTE

In particular, a memory conflict that slows execution of some elements of a vector load can cause delays in all instructions in the operation chain, starting

The MA register is loaded from the program counter for instruction retrieval, and from the address portion of the instruction word (in the memory buffer

LUI IDLE, is asserted (04). LUI IDLE is a negatively asserted level and is equ!valent to the negation of the positively asserted level LUI RUN. The interruption

Releases the highest cur- rently active priority level and provides for res- toration of the LINK, Bank Mode, and User Mode status to the interrupt program

The creation of a demand signal by any device is represented in Figure II-2 by the closing of the switch shown in the corresponding control stage. When any

Channels are contained within the 3033 Processor but each channel group and its director has its own control storage, microprogram, and arithmetic logic unit so

The processor time .required for this support during ECPS:VSE mode operations is less than for System/370 mode operations, since the updating of the table used

The 4381 Processor implements an error analysis function like that implemented in other 4300 Processors, and the analysis and writing of logout data is handled by the