• Keine Ergebnisse gefunden

Memory optimization techniques for low-power embedded processors

N/A
N/A
Protected

Academic year: 2022

Aktie "Memory optimization techniques for low-power embedded processors"

Copied!
1
0
0

Wird geladen.... (Jetzt Volltext ansehen)

Volltext

(1)

Memory Optimization Techniques for Low-Power Embedded Processors

Manish Verma, Peter Marwedel Department of Computer Science XII

University of Dortmund Otto-Hahn Strasse 16

44221 Dortmund

{manish.verma,peter.marwedel}@uni-dortmund.de

Power consumption is an important design issue for contemporary portable embedded de- vices. It is known that the next generation of portable devices will feature faster processors and larger memories, both of which require high operational power. Memory subsystem has already been identified as the energy bottleneck of the entire system. Consequently, memory hierarchies are being constructed to reduce the memory subsystem’s energy dissi- pation. Caches and scratchpad memories represent two contrasting memory architectures.

Scratchpads are both area and power efficient than caches. However, they require explicit support from the compiler for managing their contents. In this work, we present three ap- proaches for the prudent utilization of the scratchpad memory of an ARM7 processor and of a M5 DSP based system.

The first approach is based on the following observations. Firstly, a small memory requires less energy per access than that by a large memory. Secondly, applications in general consist of small and frequently accessed arrays and large but infrequently accessed arrays.

Consequently, the approach partitions the large scratchpad into several small scratchpads.

The arrays are also statically mapped such that the small arrays are mapped to small and energy efficient scratchpads. The approach leads to average energy savings of 52% and 35% in the data memory subsystem of the ARM7 and the M5 DSP, respectively.

The second approach utilizes the scratchpad as an instruction buffer in a cache based me- mory hierarchy. The approach models the cache as a conflict graph and assigns instructions to the scratchpad. The objective is to minimize the energy consumption of the system whi- le preserving the predictable behavior of the memory hierarchy. The approach results in an average energy saving of 21% against the above approach for the ARM7 based system.

The last approach optimizes the energy consumption of the system by overlaying memory objects (i.e. code segments and data elements) on to the scratchpad. Memory objects with non-conflicting life-times are assigned to the same location on the scratchpad. This impro- ves the scratchpad utilization, however, it requires copying memory objects on and off the scratchpad during the execution of the application. Average energy reductions of 34% and 33% are reported for the ARM7 and the M5 DSP based systems, respectively.

445

Referenzen

ÄHNLICHE DOKUMENTE

The Memory of Injustice as a Fundamental Philosophical Category..  Nobel  Lecture.”  Retrieved  from:

Ich werde daher zunächst anhand ausgewählter Beispiele einen Überblick über die im Buch versammelten Zugänge zum Thema Erinnerung und Gedächtnis 1 geben, um anschließend auf dieser

Commonly, the target protein sequence database is reversed (with or without using the protease cleavage sites as fixed amino acids) and concatenated to the target protein

The retrieval of music rated as emotional or non emotional (arousal and valence) from long-term memory was investigated behaviourally in three experiments by recognition tasks..

1 Its international nature was even represented in the movie: Rolfe and his friends were Austrian Nazis who, like those of many other European countries, connived and collaborated

• If all data of an inner loop fits into the cache, the iteration becomes maximally memory-efficient ..... Iteration Scheme: before:.. Iteration Scheme: after:.. Iteration

Further analysis reveals that even the interaction effect is significant with F(1,22) = 14.282 and p= 0.001.The spatial arrangement is more important for spatial memory than the

Ultimately it would appear that the Memory Palace does enhance cognition through the mind’s ability to create immersive imaginary environments in which concepts and information can