• Keine Ergebnisse gefunden

Standard Cells

N/A
N/A
Protected

Academic year: 2022

Aktie "Standard Cells"

Copied!
1
0
0

Wird geladen.... (Jetzt Volltext ansehen)

Volltext

(1)

Standard Cells

The standard cells are semi-custom ICs that incorporates a well-designed internal logic cell and ROM/RAM, CPU peripheral circuits or analog circuits into a single chip. Compared to the gate arrays, they boast higher design flexibility, functionality and integration capabilities, providing system LSI chips optimized to the customer needs. These features greatly help electronic device manufacturers design products with a compact body, lower power consumption, and a lower price.

The standard cells offer 2/5 the degree of inte- gration and 1/3 the power consumption of our SLA5000H series gate arrays.

SCB60000 series

SCB50000 series

Series

SCB60000

series

*

• High integrated (Use of 0.25µm silicon-gate with 3/4/5-layer wiring process)

• High-speed operation (Internal gate delay: 107ps/2.5V, 2-input NAND, typical load) Features • Selective supply voltage For a single power supply (2.5V, 2.0V)

For dual power supplies (3.3V I/O / 2.5V Internal, 3.3V I/O / 2.0V Internal)

• Low power consumption (2.5V/MHz/gale, Internal cell at 2.5V)

• Driving power ( IOL=0.1, 1, 3, 6, 12, 24mA/at 3.3V, IOL=0.1, 1, 3, 6, 9, 18mA/2.5V internal, IOL=0.05, 0.3, 1, 2, 3, 6mA/at 2.0V)

Macro cell Same as the embedded-array-mountable macrocells.

Package lineup QFP48-304 pins, PBGA, TBGA, PFBGA, CFLGA

*: Under development

Usable gates: Differ depending on the circuit and the listing is for your reference.

Gate array Embedded array Standard cell SLA50000H Series SSL50000 Series SCB50000 Series

Integration (%) 100 73 40

Power consumption (µW/MHz/FF) 7.65 4.51 2.22

Series

SCB50000

series

• High integrated (Use of 0.35µm silicon-gate with 2/3/4-layer wiring process)

• High-speed operation (Internal gate delay: 0.14ns/3.3V, 2-input power NAND, typical load) Features • Selective supply For a single power supply (2.0V, 2.5V, 3.3V)

voltage For dual power supplies (5.0V I/O / 3.3V Internal, 3.3V I/O / 2.5V Internal, 3.3V I/O / 2.0V Internal)

• Low power consumption (0.25µm/MHz/gate, Internal cell at 3.3V)

• Driving power (IOL=0.1, 1, 3, 8, 12, 24mA/at 5.0V, IOL=0.1, 1, 2, 6, 12mA/at 3.3V, IOL=0.05, 0.3, 0.6, 2, 4mA/at 2.0V) Macro cell Same as the embedded-array-mountable macrocells.

Package lineup QFP48-304 pins, PBGA, TBGA, PFBGA, CFLGA

Referenzen

ÄHNLICHE DOKUMENTE

Using the March 2004 Madrid train bombings and the two failed July 2006 train bombings near Cologne as contrasting case studies, Bale argues that jihadist cells whose members

We will use data from exploratory case studies to outline how collaboration in communities can contribute to reduce mass confusion and to help customers to co-design a

ABSTRACT: A velocity servocircuit for retracting the access mechanism of a disk storage drive independently of the nor mal position servo, including a summing amplifier connected

SEIKO EPSON’s Logic Array Design Systems brings engineering workstation level ASIC development to affordable personal computer systems or workstations. It gives you the necessary

Elinore Alms, “How to Use Your Phone, Calendar & Daily Planner to Master Your College Schedule,” Stairway to STEM, 5 February 2019,

Abbreviations: IVD = intervertebral disc, BM = bone marrow, MSC = mesenchymal stromal cells, MPSC = multipotent stem cells, IGF-1 = insulin-like growth factor 1, PDGF-AB

Flexible distributed thermal capacity emerge, back-up with heat storage; centralized flexible capacities need to provide secondary & tertiary

This is visible in Hungarian policy towards Ukraine: the Orbán government has developed trade relations with Kyiv (Hungarian exports have doubled in four years), but